Abstract-The impact of spot defects on the susceptibility for electrical failure of a net is analyzed. Based on this analysis, a general routing cost function is presented, in which the manufacturability of a net is taken into account in conjunction with traditional routing objectives. The new cost function, relating the process spot defects to the routing procedure has been implemented. Failure probabilities are analyzed for the benchmark layouts obtained by our routing tool using both the original cost function and the new cost function. The results show that the failure probability of a layout is significantly decreased if the spot defect mechanism is taken into account in the routing procedure, while the area of the layout is kept constant.
I. INTRODUCTION
OUTING a net is a "classical" topic in CAD for VLSI.
R The problem can be formalized as the Minimum Steiner
Tree problem in an appropriate routing graph [6]:
Problem: minimum Steiner Tree,
Instance: a connected undirected graph G = (V, E), also called routing graph, with edge cost function X : E + R+ and a net N C V , consisting of vertices to be connected,
Configurations: all edge-weighted trees,
Solutions: all Steiner trees for N in G, denoted as ET, i.e., all trees of G connecting all vertices of N with all its leaves being vertices in N , Minimize: X(T) = CeE~,X(e).
Many algorithms exist to solve the minimum Steiner tree problem, see [4] for an excellent overview. All of these algorithms will come up with significantly different routings if different cost functions are applied. Conventionally, the edge cost function X(e) is defined as the product of the distance d between two adjacent vertices and a control factor c, i.e., X(e) = cd. Parameter c is used to adjust the edge weights in or between the different mask layers. For example, by setting a larger value of c for the poly layer and a smaller value of c for the metal layer, connections with high signal propagation speed can be obtained instead of a real shortest path in distance. Furthermore, by choosing different values for c for different routing directions, thus favoring certain directions, a routing style can be imposed. Summarizing, the traditional cost function can affect a routing in three aspects: the net length, the performance, and the routing style.
Manuscript received May I , 1994; revised October 12, 1994 As process feature size keeps decreasing and IC chips are becoming more complex, chips are more sensitive to process disturbance. Inductive Fault Analysis (IFA) [9] reveals that close nets are likely to get shorted because of spot defects, the main local disturbance in fabrication processes. Therefore, from the point of view of defect analysis, the yield of a good routing depends not only on the net itself, but also on the environment of the net. In other words, the minimization of the cost of a net in terms of the net length is not the optimal solution if the failure possibility of the net is taken into account. Obviously, the proposed cost function X(e) does not adequately cover this issue.
The idea to relate the routing procedure to the process defects has been proposed in several papers [ll, [21, [51, [81. In [SI, a channel router called Defect Tolerant Routing (DTR) was implemented to minimize the critical areas between the horizontal routing segments. Later on, the authors [ 11 tried to minimize the critical areas between both the horizontal segments and the vertical segments by searching for valid gaps in routing channels. It has also been proposed that layout be modified in order to minimize via count and critical areas on each layer for two layer routing channels [5] . In all papers, there are still quite a few drawbacks that make the routing results far from being effectively defect-tolerant. The main reasons are as follows. Only spot defects causing extra material (bridges) are considered. Consequently, when the probability of bridge faults decreases by minimizing the critical area for bridges, the probability of open faults, caused by missing material, likely increases. This is a valid assumption since routers generally try to minimize the net length, and therefore the probability of open faults is minimized. Modifying such a 'minimum net length' layout in order to minimize the probability of bridge faults will usually result in longer net, and therefore the probability of opens increases. Only the single layer defect model is used for modeling the spot defects. The fact that in addition missing material or extra material between mask layers will give rise to more bridges or opens is not taken into account. The tradeoff between the increase of the number of vias (potential open sites) and the decrease of the critical area for bridges is not considered. Only one defect size is considered. However, spot defects are distributed with random sizes in reality. To accurately model spot defects, it is important to take into account the defect size distribution, In this paper, according to the defect size distribution and the process statistics, the failure probability of a net is analyzed. Based on the analysis, we propose a new edge cost function for the general routing problem. By applying the new cost function, a good tradeoff between the minimization of the net length and the minimization of the failure probability can be obtained for each net, which consequently leads to a better layout manufacturability. Part of this work has been published in [14] .
SPOT DEFECTS
The functional failure of a chip is likely caused by spot defects [12] . The result of a spot contamination in a process step is either extra material or missing material at the place where the spot occurs [7] . A spot defect may either occur in one layer of the silicon structure, such as the metal layer or the poly layer, or somewhere between two layers, where it causes extra or missing oxide. We classify spot defects as follows.
1) One layer extra material defects (OE):
The defects may cause bridges between connection patterns in the same layer. For example, the spot defect with size d in the metal layer will result in a bridge between nets 1 and 2 as shown in Fig. l(a) . 2) One layer missing material defects (OM): The defects will result in open faults if the spot defects break the connection patterns in one layer. Such a case where a spot defect breaks a net in the metal layer is shown in Fig. l(b) . If the defects cause missing via patterns, the open faults will also be induced because of missing vias.
) Inter-Layer extra oxide defects (IE):
If the defects occur in the oxide at the location of vias, the vias may be blocked, thus leading to open faults. Fig. 2(a) shows an example where a via connecting metal 1 and metal 2 is broken by the spot defect. 4) Inter-Layer missing oxide defects (IM): The defects are also referred to as oxide pinholes. If the defects occur in the oxide between two overlapping conductors, the conductors are shorted. For instance, the pinhole in Fig. 2 (b) causes a new via connecting metal 1 and metal 2, and therefore results in a bridge. In the next section, assuming the above four types of spot defects to be the main random disturbance in the IC processes, we propose a formula to predict the probability of the failure of a net by taking into account the spot defect size distribution and the critical areas with respect to the various types of spot defects. Based on the formula, a routing strategy is suggested to minimize the probability of the failure of a net during the creation of the net. 
THE FAILURE PROBABILITY OF A NET
Critical area, defined as the area in which the center of a defect must fall to cause a fault, can be extended to the critical area with respect to a particular object. The object can be any spot defect type. Suppose the spot defect size distribution for object 11 is Drl(.r), and the critical area with respect to object r) is A,(.r), where .I' is the spot defect size. If a uniform defect density P, is assumed, then the probability of the failure of object rl, denoted as Fll, can be expressed as:
. lILlIl where r n m and ~C L L are the minimum and the maximum defect sizes. There have been many efforts on modeling the defect size distribution. In this paper, the size distribution function taken from [lo] is assumed. In principle, using other size distribution functions will not affect the following discussions. By replacing function D,,(r) with X i / x J , where Xo is the peak defect size of the distribution, we obtain As described in the previous section, the spot defects can be classified by four types. For each net, the critical area A, (s) with respect to the spot defects of type rl can be estimated by using the virtual artwork concept proposed in [7] . Hence, the failure probability for each type of spot defect can be computed according to ( I ).
Given a net N , suppose the net length is I , and the net width and spacing are w and s, respectively. Assume b is the total length of the adjacent segments with the neighboring nets, and o is the number of overlapping sites, i.e., the number of unit area overlaps with the conductors in the upper or lower layer as shown in Fig. 3 
Type IM: The defects will cause parasitic vias between two layers of the silicon structure. However, the parasitic vias are functionally harmful only if the vias occur in places where two conductors overlap. As a result, the conductors are shorted by the pinhole defects. The overlap area can be treated as the critical area for the pinhole defects, assuming: 1) that a pinhole occurring in the overlap area will result in a bridge fault, and 2) there is no size distribution for pinhole defects. Therefore, the probability of failure caused by defects of type IM can be estimated by FIM = So, where According to the above analysis, the parameters POE. P o~I .
P I E , PIM, and XO are process-related, while 111 and s are determined by the design rules. Since these parameters are independent to routers, the total probability of the failure F of net N can be given by summing up the probabilities of the failures caused by the different types of defects, i.e.,
where a , [j, 7, and 6 are given by the previous equations. It is obvious that the reduction of b, 1 , U, and o is an effective way to decrease the probability of the failure of net N for a router.
I v . NEW COST FUNCTION
Given a routing graph G = (V, E ) with edge weights X(e). The cost of a net is defined as the sum of the cost of the edges of the Steiner tree that connects the terminal vertices.
Let ET C E denote the set of edges; then, the cost of a net is given by c = X(e).
? € E r (7)
The goal is to find a minimum cost connection for each net. We combine the conventional cost function of (7) with the failure cost function of (6) according to (8) C,,, = C + pF.
In conventional routing algorithms, the goal is to achieve minimum total net length, implying minimum area. Thus, the conventional cost function is modeled as a minimum length cost function. In addition to the net length and the number of vias which are considered in conventional cost functions, the failure cost function introduces two new aspects, namely bridges and overlaps. In essence, minimizing both net length and bridgedoverlap is contradictory. Therefore, for dense circuits, net length minimization should be favored over minimizing bridgedoverlap because routing space is limited, as opposed to sparse circuits, where minimization of bridges/overlap may be favored over net length minimization. Thus, p is directly proportional to the sparsity of a circuit. We define the sparsity of a circuit as Since p is a weight factor, it depends on the actual values occurring in the conventional cost function G. As we will show in the next section, we can derive a weight factor (T to take into account this dependency. Thus, we may write p as 
Determination of cost using the new cost function. When minimizing
Assume that p is specified for each layer according to pz = s n i . Furthermore, assume that the circuit is maximally sparse, i.e., s = 1, implying that = et. Since the circuit is maximally sparse, we want to minimize bridges/overlap.
In Fig. 5 , a net N exists in the routing space. Connecting point A and point B , we want the net to follow variant 2 instead of 1, because the critical area for bridges is minimal for variant 2. Using (12) and assuming the length of the net in the x-direction is given by l T , the cost of both variants are given by
We assume that the routing space is modelled as a 3-D grid graph G = (V, E). An edge e E E of the grid graph may have one of three directions, called x-, y-, and v-directions, as indicated in Fig. 4(a) . Vias are represented by edges in the ?/-direction. Wires are allowed to run over edges and bend at grid points. An edge e E E of the grid graph is said to be active if it is part of a wiring pattern. Edges that are not part of a wiring pattern are called inactive. The status of an edge may be changed from inactive to active by the router. Possibly, initial wiring patterns exist in the grid graph.
As mentioned in the introduction, we distinguish three aspects that may affect the edge cost function X(e). To cover these aspects, we assume that for each layer 2, three costs are specified, namely e:, (.I, and ry. Here, c: denotes the cost of edges in the x-direction, cy denotes the cost of edges in the y-direction, and c," denotes the cost of vias connecting layer I and I + 1. For overlap we may derive the same functions, only substituting 6i for ai, i.e., Let 1, = 1: + 1:" denote the total number of edges in layer z for a net, where 1: and 1; denote the number of edges in the .r-and y-directions, respectively. Furthermore, let 'U, denote may write (7) as
Combining (13)- (15), and setting (T, to the maximum lower bound yields
the number of vias connecting layers 7 and 7 + 1. Then, we 0% = 1T miri( a,, 6,) -ZpL .
I
Since the failure cost function is specific to some material, we assume that for each layer i a failure cost function according to (6) is specified, i.e., F = aibi + pili + y;vi + &o;. Then, combining the conventional cost function of (1 1) with the failure cost function according to (8) yields Since the cost of vias are not influenced by any existing wiring pattern, we may discard vias from the following discussion, and set the cost of a via in layer I to + p,yt.
As can be seen from (16), mi depends on both the cost information per layer and the failure parameters specific to each layer. Parameter lT may be seen as a threshold net length. If the length by which two nets are in parallel (or overlap) exceeds this threshold, we demand that one of the nets will take a detour as shown in Fig. 5. 
VI. COMPUTING NEW EDGE COST
A procedure is given in this section to determine the final cost of an edge (see Algorithm 1); to be able to do this, the notion of surrounding edges is introduced. For each edge e E E in the 2:-or y-directions, four surrounding edges are identified, denoted as bl, b,, oTL, and 01 as indicated in Fig. 4(b) . The edges bl and b,, lying in the same layer as edge e, form the possible bridging edges, while o,, and 01, lying in the upper and lower layers, respectively, form possible overlap edges. The final edge cost depends entirely on the active edges by which it is surrounded, and therefore may change during routing. To avoid changes in cost due to interaction with already routed segments of the same net, it is assumed that an edge is activated only after all terminals of a net are connected. Notice that the above procedure takes constant time to determine the cost of an edge. Therefore, the run time complexity of the original maze router is not influenced by this new cost function.
VII. EXPERIMENTS
The routing approach in which the layout failure mechanism is taken into account has been implemented in the GAS sea of gates layout system [ 111, using the multiterminal maze router of [3] . To test the real effect of our new routing strategy, 20 different circuits have been laid out. Except for mult8 and primes9, all circuits are taken from the MCNC '91 logic synthesis benchmark set. The scales of the layouts range from 150 to 5000 transistors, while their numbers of nets range from 100 to 3500. After placement is finished for each circuit, the sparsity of a layout can be obtained according to (9) . Basic information about the benchmark layouts as well as their sparsities is shown in Table I .
All benchmark circuits are routed using the detailed router of the GAS system. To compare the results achieved by the newly proposed cost function, each circuit is laid out twice, once using the conventional routing cost function and once using the new routing cost function. Routing is performed using three layers: a polysilicon layer ps, and two metal layers in and ins. The original edge costs are set according to c& = 20, = 8, and cyn,, = 2, = 3, e,',, = 3,c,Yn = 10, imposing a vertical-horizontal-vertical (VHV) routing style.
Without loss of generality, the parameters CY, 0, y, 6 are set to 1, and 1~ is set to 7. Consequently, for each of the three layers cr can be obtained, i.e., aps = 8, CT,,, = 4, and crins = 3.
The run times are presented for both runs of the router, respectively, using the conventional routing cost function and the new routing cost function (Table I) . Experiments were done on a HP735. On average run time increases by 21.4%. It is clear that this increase in run time comes from the determination of the edge cost during routing. However, this determination still takes constant time, and thus the complexity of the routing algorithm is not changed.
The EDAM system [13] is used to obtain data concerning the failure probability of both layouts. According to (l), the failure probability of a layout largely relies on the values of parameters Pq and Xo, which are process-environment dependent. Thus, probability computation will not make sense without accurate values for these parameters. In this paper, we make the simplification of computing the layout sensitivity instead of the failure probability, because it is believed that a low layout sensitivity implies a small failure probability. A defect size of 4 pm is chosen to evaluate the critical areas of the benchmark layouts, whose feature size is scaled down to 2 pm. Therefore, the defect size is large enough to reflect meaningful layout sensitivities.
The critical areas with respect to the four types of faults are computed for each circuit. The changes in the critical areas as well as the layout sensitivities ( A L S ) are presented in Table 11 . From the data, it may be concluded that for all benchmark layouts the critical areas for one layer bridge faults (type OE) decrease 22.6% on average, while the critical areas with respect to one layer open faults only increase 2.5% on average. The critical areas for inter-layer faults, i.e., type IE faults and type IM faults, change very slightly. For the IE faults, this is because via-minimization is already considered in the original cost function. Therefore, the number of vias will slightly increase since the weight of a via is relatively small in the new cost function. The changes of the fault IM seem to be random. The reasons are as follows: 1) In the original routing module, the VHV routing style is chosen. Therefore, large area overlap between two metal layers is already prevented by the design style. Obviously, the critical areas caused by the overlaps will not be decreased significantly by putting an extra penalty on them. 2) Since in some cases an increase in overlap between two layers will result in a final decrement of the total cost, it is also possible that the critical areas with respect to these faults will increase. The total effect of the new routing strategy is shown in the last column in Table 11 . According to the data, we find that the layout sensitivities can be decreased 6.4% on average, if the failure probability is taken into account in the routing procedure. Fig. 6 shows the sensitivities of the two different layouts per design: the white bars represent the sensitivities of the layouts made by the original router and the black bars indicate the sensitivities of the layouts made by the new routing module.
To give an indication of the effect the new cost function on layout, a snapshot is taken from the layout of benchmark circuit apla. Fig. 7 shows the layout obtained using the conventional cost function and Fig. 8 shows the layout after the Fig. 7 . function.
Snapshot of layout of circuit 'apla' using conventional routing cost Fig. 8 . function
Snapshot of layout of circuit 'apla' using the new routing cost new cost function is used. Clearly, the wiring on all three routing layers is spread more uniform over the available area, and the amount of overlap between wires on different layers is less in Fig. 8 . Both the number of vias and the net length increase slightly for Fig. 8 .
VIII. CONCLUSIONS
A novel routing strategy producing layouts that are less susceptible to spot defects has been presented. Based on an analysis of spot defects, the four types of the main random disturbance in IC processes are modelled. A formula indicating the failure probabilities of these faults is derived. Combining the failure cost function with the conventional cost function, a new cost function for the general routing problem is devised. By using this new cost function, a good tradeoff between the minimization of the total net length and the maximization of the manufacturability of a layout can be obtained. The experimental data show that the layout sensitivities can be significantly decreased by the proposed routing approach even for very dense circuits, while the layout areas are kept the same.
